Event: Electronic Packaging - Materials and Mechanics Challenges

Photo courtesy of Exponent, Inc.

This is a PuneChips event, a forum for Pune people interested in semiconductors design/apps/EDA

What: Talk by Dr. Sandeep Sane on Electronic Packaging – Materials and Mechanics Challenges
When: Saturday, 10th July 2010, 10:30 am to 12:30 noon.
Where: Venture Center, NCL Innovation Park, Pashan Road

Continue reading Event: Electronic Packaging – Materials and Mechanics Challenges

Chip Design Verification: Test-plan/Coverage Plan

wafer - 1
Creative Commons License photo credit: oskay 

This is the second in the blog series titled Field Manual for Verification Planning written for PuneChips by Suhas Belgal . The blogs deal with functional verification of digital ICs and cover mostly the pre-silicon verification phase.  

Continue reading Chip Design Verification: Test-plan/Coverage Plan

Event: InCSIghts 2010 Panel on Future Devices and Convergence by Computer Society of India, Pune Chapter

Computer Society of India Logo

What: Panel discussion on Future Devices and Convergence as a part of InCSIghts 2010 organized by Computer Society of India, Pune Chapter
When: Saturday, 27th March 2010, 2:00 pm to 3:30 pm.
Where: Suman Mulgaonkar Auditorium, ICC Towers, Senapati Bapat Road, Pune 411016
Registration and fees: This is a paid event. Registration is required.

About InCSIghts:

InCSIghts is the annual CSI IT roundup and will be held this year on March 27, 2010. The event will showcase a broad range of topics that IT professionals and academicians shouldn’t miss.

This event will try to give audiences a sneak peek into technologies that will dominate the future and analyze their impact on IT professionals. It will also focus on issues relevant to industry needs today, both business and technical. InCSIghts is Pune’s premier annual event that delivers an informative and actionable perspective of the issues shaping our industry with a peek at the future of technology. This year, InCSIghts brings you some of the most respected names on Pune’s IT scene with a cuisine of thought-provoking items on the agenda.

We have planned four sessions this year – Technology, e-Governance, Computer Science Research and Future of Mobile Devices and Convergence. Here are details:

Future of Devices and Convergence:

A new breed of mobile devices that offer tremendous productivity boost to the average user is just around the corner. As we are just starting to get used to the ubiquity of constantly connected mobile smart phones, future mobile devices promise a significantly enhanced feature set over the existing ones. Devices such as the iPad from Apple, Kindle from Amazon or the Adam from Notion Ink are some examples that highlight this new trend.

These advances bring new challenges to the software development community which has hitherto been focused on programming for personal computers. It is quite obvious that the software developers must embrace new trends in order to survive and prosper. This panel discussion is the ideal setting to start the conversation between the hardware makers and the software developers, as the focus of the discussion will be on various technologies/platforms/form-factors that will be prevalent in newer devices. The attendees can expect a spirited discussion on the following topics:

1) Awareness of current and future technologies/platforms/form-factors

2) Consideration on power, usability, ubiquity which are not that important in PC programming

3) Programming platforms and programming tools

4) Marketing your software product

5) Considerations for building the hardware

Contact:

Please write to: 

Continue reading Event: InCSIghts 2010 Panel on Future Devices and Convergence

Cadence Acquires Taray

FPGA I/O Connections

FPGA as the PCB's Grand Central Station

Earlier this week, Cadence Design Systems acquired an EDA startup, Taray, Inc. Financial terms were not disclosed.

This is important because it is an Indian EDA product company story.  While Taray, Inc. is a California corporation, the entire 7Circuits business plan, strategy, product definition and development was conceived in Hyderabad; even their CEO was in Hyderabad till he decided to move to the Silicon Valley to push the sales and marketing process. On top of it, this was a bootstrapped operation with no venture money involved. While Western companies have purchased Indian product companies in the past, majority of the deals haven been in the IT services, BPO, KPO or web 2.0 fields. An Indian EDA product company getting acquired has to be a watershed event.

Continue reading Cadence Acquires Taray

The Datacenter Evolution

Datacenter
Creative Commons License photo credit: stars6 / Leonardo Rizzi

On January 15, 2010, LSI hosted its Datacenter Evolution 3.0 forum in Pune. The Pune center is certainly getting a lot of prominence within LSI as the top two LSI execs, Abhi Talwalkar, CEO and Jeff Richardson, EVP Semiconductor Solutions Group, were hobnobbing with the attendees. VP and LSI India MD, Pravin Desale was the EmCee. Talwalkar has a strong personal connection to Pune – he was born here! He has presided over a complete makeover of the company where all internal manufacturing has been completely eliminated. LSI now is a silicon, systems and software Technology Company playing in the Storage and Networking verticals. Obviously, datacenters are a very important market.

Continue reading The Datacenter Evolution

Event: Wavelet Transform & its Applications in Image Processing

File:Jpeg2000 2-level wavelet transform-lichtenstein.png

Creative Commons License image credit: Alessio Damato

This is a PuneChips event, a forum for Pune people interested in semiconductors design/apps/EDA.

What: Talk by Ganesh Bhokare on Wavelet Transform & its Applications in Image Processing   
When: Saturday, 6th March 2010, 10:00 am to 12:00 noon.   
Where: Venture Center, NCL Innovation Park, Pashan Road       
Registration and fees: This event is *FREE* for all to attend. No registration required.

Continue reading Event: Wavelet Transform & its Applications in Image Processing

Introduction to Chip Verification Planning

Suhas Belgal

This is the first in a series of blogs written for PuneChips by Suhas Belgal titled Field Manual for Verification Planning. The blogs deal with functional verification of digital ICs and cover mostly the pre-silicon verification phase.     

Continue reading Introduction to Chip Verification Planning

Event: India - A Bright Solar Future

Uk Solar Power Experiment

Creative Commons License photo credit: david.nikonvscanon

This a joint event organized by PuneChips and IIT Bombay Alumni Association – Pune Chapter. PuneChips a forum for Pune people interested in semiconductors design/apps/EDA. For details see http://www.punechips.com

Continue reading India – A Bright Solar Future

SystemVerilog and Designer Productivity

The most recent PuneChips event was easily the most successful one in the short history of the group. Over 50 engineers attended the “SystemVerilog” talk by Clifford Cummings (See Cliff’s Linked-in profile here), President of Sunburst Design and SystemVerilog industry guru. A big thank you to a few folks who made this possible is in order; first off Parag Mehta of Qlogic for connecting us with Cliff; secondly in addition to Parag, Pravin Desale and Deepak Lala of LSI, and Jagdish Doma of Virage Logic for driving the attendance. Last, but not the least, we must also thank Cliff for taking us through a complex topic in a very engaging manner. Cliff certainly held the audience in rapt attention through an hour of highly technical discussion. The Q&A session was also very engaging. Of course, Cliff being the industry celebrity that he is, was mobbed by engineers asking questions after his speech. 

Continue reading SystemVerilog and Designer Productivity

New Techniques in ASIC Verification

(This is a guest post for PuneTech by Arati Halbe, who has close to 9 years experience in ASIC front end design and verification. She is a PuneChips member.)

As the complexity of Integrated Circuits (specifically ASIC and SoC) increases, and as their sizes keep reducing, the task of testing the chip gets more and more challenging. Engineers need to come up with better and different methodologies to ensure what goes to the factory for manufacturing is actually what they intended to deliver. Verification occurs at various stages in the ASIC development cycle. How much is enough at each stage is a problem that needs to be addressed on a case to case basis. A sound knowledge of various techniques and awareness of capabilities and limitations of each technique goes a long way in making decisions about when, where and what.

Continue reading New Techniques in ASIC Verification

Get Adobe Flash playerPlugin by wpburn.com wordpress themes