Event: Digital Design and Prototyping with Verilog by Mr. Basu on April 28, 2011

wafer - 5
Creative Commons License photo credit: oskay

What: A seminar on Digital Design and Prototyping with Verilog by Mr. Basu
When: April 28, 2011 from 9:00 am to 6:00 pm
Where: Classroom E, 100 NCL Innovation Park, Dr. Homi Bhabha Road, Pune 411008

Continue reading Event: Digital Design and Prototyping with Verilog by Mr. Basu on April 28, 2011

Introduction to Chip Verification Planning

Suhas Belgal

This is the first in a series of blogs written for PuneChips by Suhas Belgal titled Field Manual for Verification Planning. The blogs deal with functional verification of digital ICs and cover mostly the pre-silicon verification phase.     

Continue reading Introduction to Chip Verification Planning

Get Adobe Flash playerPlugin by wpburn.com wordpress themes